Specifications for a fiv~channel differential transceiver for the FASTBUS Cable Segment have been developed.1*z The transceiver, CSX, is being planned as a full-custom integrated circuit implementation.
INTRODUCTION
The FASTBUS Standard specifies a current-driven cable segment bus: Since no suitable driver circuits ae commercially available for this purpose, present implementations uti--1iee custom hybrid drivers and off-the-shelf ECL differential receivers. To overcome limitations of these cable segment interfaces and to reduce the required board space, specifications for the development of a monolithic five-channel differential transceiver have been developed. In collaboration with the _ NlM/FASTBUS Committee, we have received funding from the Department of Energy for a commercial contract to design and fabricate prototype units of the CSX integrated circuit. After a series of preliminary contacts with vendors of design and fabrication services for application specific integrated circuits (ASIC), we have solicited proposals for the CSX development. At present a contract for the design and production _ of prototypes is being finalized.
CSX DEVELOPMENT SPECIFICATIONS
The proposed logic diagram for the transceiver is shown in Fig. 1 . A device pin-out and function table are given in Fig. 2 . Following is a summary of significant aspects of the development specifications:' =----i%wer supply voltages: an extended operating range of the -interface supply voltages VCCI and VEEI from f5 V to f12 V will provide wider voltage ranges for driver current output compliance and receiver input common mode rejection. Current drfver voltage compliance: range limits specified at 0.5 V to 1.0 V typical from interface power supplies. Receiver common mode voltage range: range limits specified at 1.0 V typical from interface power supplies. Receiver dfff'tfal input sensitivity: minimum input signal of zt25 mV typical to produce proper output logic state at specified propagation delay.
,-_Y_ -...~ *c Driver current control: digital current select input (ISEL) to double output current from 4 mA to 8 mA.
Combination of the 8 mA output current option and the extended operating range for the interface power supply will permit special cable segment implementations for high-noise environments.
A gate programming feature allows the single-ended l/O to be configured as a bussed (BIO) or split (SIO) connection to four channels of the transceiver (one channel always has separate input and output connections). In the BIO configuration, four control terminals are available to simplify interface designs. Support for ECL and TTL compatibility on the same chip for single-ended I/O and control inputs will be investigated.
CSX transceivers will be packaged in standard PLCC28 plastic-leaded chip-carrier packages (JEDEC MO-047AB) suitable for surface mounting or usable with sockets. A printed circuit layout for a full cable segment interface of a Master module with 12 each CSX transceivers can readily be implemented in an area of approximately 3 x 16 cm (1 l/4 x 6 l/4 inches) along the module auxiliary connector, based on two signal layers. A layout study is shown in Fig. 3 .
DEVELOPMENT PLAN
The CSX transceiver project will be implemented in two phases. A contract for the transceiver chip design and prototype fabrication is being finalized now. Design work is expected to start in December 1988. Delivery of 50 each packaged and tested prototype integrated circuits for final evaluation and approval is planned six to eight months after project start. The second phase, a joint production order from laboratories, universities and industry involved in FASTBUS work, is expected during the second half of 1989. At a production volume of 10K units, the cost of CSX transceivers has been estimated at 623 each. -- Fig. 3 . Printed circuit layout study.
